

::ODMA\MHODMA\iManage;204949;1
JMS/JMC/jag
March 1, 2001

PATENT APPLICATION
Docket No: 1892.1003-002

-1-

Date: 3-12-01 EXPRESS MAIL LABEL NO. EL55228288945

Inventors: William K. Stewart, Charles W. Selvidge, Kenneth Crouch,
Marina Wong, and Mark Seneski

Attorney's Docket No: 1892.1003-002

LOGIC ANALYSIS SYSTEM FOR LOGIC EMULATION SYSTEMS

5 RELATED APPLICATION

This application is a Continuation of co-pending U.S. Application No.
09/133,959, filed August 14, 1998, which is a Continuation of U.S. Application No.
08/574,259, filed December 18, 1995, which issued on September 1, 1998 as U.S.
Patent No. 5,802,348. The contents of the above applications are incorporated herein by
10 reference in their entirety.

BACKGROUND OF THE INVENTION

Reconfigurable or programmable logic devices are a general class of logic
devices that can be easily configured to perform a desired logic operation. Field
programmable gate arrays (FPGA) are a typical example. These devices may be
15 programmed many times to perform different logic operations. Most importantly, they
can be programmed to create gate array prototypes instantaneously, allowing complete
dynamic reconfigurability.

System designers commonly use reconfigurable logic devices such as FPGAs to
test digital logic designs prior to manufacture or fabrication for hardware debugging or

to expose other design flaws. Usually, these tests are termed emulations in which a reconfigurable logic system constructed from the devices models the logic design, such as a microprocessor, in order to confirm the proper operation of the logic design along with possibly its compatibility with an environment or user system in which it is intended to operate. In the tests, a netlist describing the internal architecture of the logic design is compiled for a specific class of reconfigurable devices and then loaded by some type of configuring system, such as a host workstation, into a reconfigurable system constructed from the class of devices. If the reconfigurable logic system is a single or array of FPGAs, the loading step is as easy as down-loading a file describing the compiled netlist to the FPGAs. The programmed configurable logic system is then tested in the user environment by confirming that its response to user data signals and user clock signals agrees with the design specifications for the design.

Recently, most of the attention in complex logic design modeling has been directed to reconfigurable systems built from heterogeneous networks of special purpose FPGA processors connected to exchange signals via some type of interconnect. The networks are heterogeneous not necessarily in the sense that they are composed of arrays of different devices but that the devices have been individually configured to cooperatively execute different sections, or partitions, of the overall user logic design. These networks rely on static routing at compile-time to organize the propagation of logic signals through the FPGA network. Static refers to the fact that all data or logic signal movement can be determined and optimized during compiling.

Logic analysis techniques are often applied to these FPGA networks. Typically, the networks are constructed for the intended purpose of identifying flaws in the user design. Other times, however, a flaw may exist at the level of the FPGA network. That is, the logic design may not be the source of the problem but, in the process of adapting the user logic design to the FPGA network, some improper operation such as hold time errors arose. Logic analysis is a process by which digital logic values of logic signals

propagating within the FPGA processor are sampled and compared with the values those logic signals should have if the system were operating properly. When improper operation is discovered according to this process, faults in the original user logic design or at the level of the compiled netlist can be corrected by reconfiguration and reloading
5 a new compiled netlist.

A logic analyzer is commonly used to perform the logic analysis. These devices have a number of channels with corresponding probes that are physically connected to the conductors in the FPGA network on which the logic signals of interest propagate. The logic analyzer is then provided with some trigger condition. Usually, a trigger
10 condition is at least in part defined by the user clock signal, i.e., the clock signal from the user environment defining the operation cycles of the FPGA network. The trigger condition is also usually established by other logic signals from the FPGA network. For example, if it is known that a particular logic design is not operating properly during data writes to a bus, then the trigger condition might be enabled in part in response to a
15 write enable signal within the logic design. At occurrence of the trigger condition, the analyzer samples the logic signals.

Other logic analysis tools are known for FPGA networks. Since the FPGA networks are completely configurable and additional processing power is added by providing additional FPGAs, some have implemented a logic analyzer in the FPGA
20 network alongside the portion of the network that is dedicated to emulating or modeling the user logic design. Usually, such a system takes the form of a circular or FIFO, first-in-first-out, buffer. Logic values from the logic signals of interest are written to the buffer until a trigger condition is met. At this point, the contents of the buffer are frozen. A host workstation can then be used to read out the contents of the buffer for
25 analysis to determine the origin of any faults or confirm the proper operation.

SUMMARY OF THE INVENTION

One of the most significant problems that arises when using commercially available logic analyzers on FPGA networks is the fact that there is a fundamental difference in the type of analysis that the logic analyzers are designed to perform and the type of analysis that is required when surveying the FPGA network. Commercially available logic analyzers provide the functionality required by the largest segments of the commercial markets for these devices. And, most applications for the devices involve the logic analysis of conventional logic circuits that have a single microprocessor chip, memory, and peripheral devices, for example. Such systems operate relatively quickly, such as a hundred megahertz, and have only few logic signals available for sampling since most signals are hidden within the chips. The chips perform comparatively complex logic operations and logic signals are only available at the boundaries of these chips. The commercial analyzers are not designed for the logic analysis of FPGA processing networks comprising a large number of FPGA chips, each having a relatively low level of integration in the sense of the number or complexity of logic operations that each chip can perform. Here, a much larger range of signals are available since signals that would usually be entirely within a microprocessor, for example, are now exposed and available to be sampled by the logic analyzer. Further, the FPGA processors operate at slowed user clock speeds of, for example, one or two MHz. In short, commercially available logic analyzers are designed to sample relatively few signals, but sample these signals at a very high clock rate. In contrast, the logic analysis of FPGA networks does not require fast signal sampling since the user clock is typically slow. A much wider range of logic signals, however, are available and would desirably be sampled in order to provide a generous spectrum of signals from which to assess the operation of the network.

The present invention overcomes the above-identified problems while still relying on the commercially available logic analyzers. As a result, the complex logic analysis tools need not be programmed into the logic design as provided in some

approaches nor provided as dedicated logic analysis circuitry, as in others. This adds convenience in the easy operation of commercially available logic analyzers and their programmable trigger conditions. The number of signals that the logic analyzer can effectively sample is increased by configuring the FPGA system or other programmable device network to time-division multiplex logic values of the desired logic signals to the logic analyzer for cycles of the user or emulation clock signal. Therefore, in contrast to the past where only a single probe of the logic analyzer could be used to sample a single signal during a cycle of the user clock, that probe can now sample as many logic signals as can be multiplexed from the FPGA network to the logic analyzer in the user clock cycle.

In specific embodiments, the multiplexing clock signal generated by the clock generator is a virtual clock signal for the logic emulation system.

In other embodiments, the multiplexing clock signal is transmitted to the logic analyzer as a strobe signal. Additionally, new signals can be constructed by the device network, i.e., signals in addition to those needed to realize the user design, to assist in the analysis of the logic values that are sent to the analyzer. In some cases, these tag signals identify the logic values that are being simultaneously transmitted to the logic analyzer. In other cases, the tag signals are provided to the logic analyzer to develop a trigger condition. This latter case is especially useful when, due to the multiplexing of the logic values, the logic analyzer must compare values over several clock cycles in order to formulate its trigger condition.

As to other specifics of configuration, the portion of the programmable device network that time-division multiplexes logic values comprises a multiplexor circuit that receives and transmits logic values to the logic analyzer from the portion of the network that is used to realize the user digital logic design. A control circuit such as a finite state machine is also defined to control the multiplexor circuit and its sampling of the logic

signals. It should be noted that the portion of the FPGA network that multiplexes the logic values can alternatively be implemented on a separate device, or it can be implemented in the same FPGA network as that configured to emulate the user design. In the latter case, the multiplexing portion can either be discrete or be distributed
5 throughout the network.

The above and other features of the invention including various novel details of construction and combinations of parts, and other advantages, will now be more particularly described with reference to the accompanying drawings and pointed out in the claims. It will be understood that the particular method and device embodying the
10 invention is shown by way of illustration and not as a limitation of the invention. The principles and features of this invention may be employed in various and numerous embodiments without the departing from the scope of the invention.

BRIEF DESCRIPTION OF THE DRAWINGS

In the accompanying drawings, reference characters refer to the same parts
15 throughout the different views. The drawings are not necessarily to scale; emphasis has instead been placed upon illustrating the principles of the invention. Of the drawings:

Fig. 1A is a schematic diagram of an emulation system that is configurable by a host workstation to operate in a user system with a logic analyzer connected to enable the sampling of logic signals from the emulation system as known in the prior art;

20 Fig. 1B illustrates the capability of the present invention for fully utilizing the processing bandwidth of the analyzer;

Fig. 2 is a schematic diagram showing signal flow between the logic analyzer and the emulation system according to the present invention;

Fig. 3 is a block diagram illustrating one configuration for the logic signal
25 multiplexor of the present invention.

Fig. 4 is a timing diagram showing the organization of frames of logic values and the timing relationship to strobe signals and the user's clock; and

Fig. 5 illustrates the demultiplexing of the logic values contained in the frames transmitted to the logic analyzer; and

Fig. 6 is a flow diagram showing the process of decomposition of the present invention.

5 DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS

Fig. 1A illustrates the typical setup for the logic design emulation process. An emulation system 5 operates in an environment such as the user system 4 from which it receives at least one user or emulation clock signal and user data signals. In response to these signals, it generates output data signals to the user system 4. A configuring device 10 2, such as a host workstation, is used to load configuration data into the emulation system 5. Further, a logic analyzer 6 is connected to the emulation system 5 to allow a logic designer to monitor the operation of the emulation system. Specifically, the logic analyzer 6 connects to conductors of the interconnect 14 to sample logic signals that are transmitted on the interconnect.

15 The emulation system 5 is constructed from individual reconfigurable logic devices 12, such as FPGA chips. The FPGA chips may be connected to each other via a Manhattan-type interconnect 14 shown. Other topologies are equivalent alternatives, however, such as cross-bar or other hierarchial interconnects.

The host workstation 2 downloads configuration data that dictates the internal 20 logic configuration of the logic devices 12, and possibly the interconnect 14. The configuration data is compiled from a digital circuit description by a vendor-specific compiler. Typically, the user system 4 is a relatively large electronic system for which some component or components, such as a microprocessor, are being designed. The digital logic description applies to this microprocessor and the emulation system loaded 25 with the configuration data behaves or operates as the microprocessor would, with some exceptions. In almost every case, the user or emulation clock signal must be slowed

down since the emulation system 5 must operate at a slower speed than the ultimate digital logic design will operate when it is actually fabricated. This is because the circuit construction of the FPGAs are for general purpose logic operations and have not been optimized for the particular digital logic design.

- 5 The host workstation is also connected to the logic analyzer 6. This way, logic values read by the analyzer can be further organized by the workstation to aid in debugging, etc.

Fig. 1B schematically shows the typical approach for sampling logic signals from the emulation system 5 compared with the advantages provided by the present invention. Desirably, some collection of logic signals are required for logic analysis from the emulation system 5 for every cycle of the emulation clock signal. Usually, the emulation clock signal is used as the strobe signal to initiate data acquisition by the logic analyzer 6. If the number of the logic signals exceeds the number of the logic analyzer's channels then additional analyzers are required to make up the sampling deficit. In the example of Fig. 1B, five logic analyzer 6_A-6_E having five channels each are required to sample twenty-five logic signals. This approach suboptimally uses the analyzers. If the sampling bandwidth of the analyzers is illustrated by grid with possible sampling times along the vertical axis and the number of channels along the horizontal axis, the inefficiency is apparent. Each analyzer 6_A-6_E has a maximum sampling rate of 100 MHz, for example, providing the capability of sampling once every 10 nanoseconds, but since the emulation clock is running at only 20 MHz, the analyzers are required to sample only once every 50 nsecs.

In the present invention, illustrated to the right of Fig. 1B, a faster multiplexing clock is defined, 100MHz for example. This clock is used at the emulation system to time-division multiplex the logic values. The logic analyzer 6* is strobed by the clock to sample logic signals at this rate. As a result, ability of the logic analyzer 6* to sample

every 10 nsecs is fully utilized, enabling a single logic analyzer 6 to perform the function associated with multiple devices.

Fig. 2 illustrates the implementation of a logic analysis multiplexor 114 as an interface between the commercially available logic analyzer 6 and the remaining portion 5 110 of the emulation system 5, according to the invention. In more detail, if the total logical processing power of the FPGA chips 12 and interconnect 14 are lumped together and identified generically as the processing resources 112 of the emulation system 5, a portion of these processing resources are allocated to the logic analysis multiplexor 114. This is in addition to the portion that is allocated to realize the user digital logic design 10 110. Although the Fig. 2 suggests that the logic analysis multiplexor is located in a discrete section of the logic emulator 5, this is not necessarily required. It could be highly distributed throughout the system 5. On the other side of the coin, however, it is not necessary that the logic analysis multiplexor 114 be implemented in the same devices, FPGAs 12, as the digital circuit design 110. In some situations, different types 15 of FPGAs or special purpose multiplexing components, an ASIC for example, may be preferable. These components may have better operational characteristics and thus may be preferred to realize the functionality required by the multiplexor 114.

Generally, the logic analysis multiplexor 114 samples logic signals 124 and multiplexes the corresponding logic values 116 to the logic analyzer 6. As a result, each 20 physical connection between the logic analyzer 6 and the emulation system 5 carries multiple signals for every cycle of the emulation or user clock signal 122 from the emulation system 5. The multiplexing is performed in response to a multiplexing clock generator 126 that is local and typically located on the emulation system 5. This multiplexing clock signal is also provided to the logic analyzer 6 on one of its probes as 25 strobe signals 120 so that the logic analyzer 6 can synchronize to the multiplexed logic values 116.

In some cases, the user system 4 may provide multiple user clock signals 122 to the emulation system 5. Typically, a distinct multiplexing clock generator 126 is assigned to each user clock signal. A separate logic analysis multiplexor 114 is then operated by each multiplexing clock generator 126. In this way, logic signals of the logic design 110 are sampled based upon the relevant user clock signal 122.

The logic analysis multiplexor 114 also constructs and provides tag signals 118 on certain probes of the logic analyzer 6. These tag signals 118 are derived in response to conditions within the user digital logic design 110. They are distinguished from the logic values 116 in that they are not necessary to the realization of the user digital logic design 110. Instead, the tag signals are developed to facilitate the logic analysis by, in some cases, serving as identifiers for the logic values 116 that are being transmitted to the logic analyzer 6 simultaneously with them. In other cases, the logic values of the tag signals serve as a trigger condition for the logic analyzer 6. This latter implementation is especially useful where to properly develop a trigger condition, the logic analyzer 6 must compare logic values across several periods of the multiplexing clock signal. According to the invention, the processing associated with developing the trigger condition from the user logic design 110 is exported to the logic analysis multiplexor 114 in whole or in part. A single tag signal can then, for example, be used as the trigger condition or some combination of tag signals 118 and the multiplexed logic values 116 from the perspective of the analyzer 6.

Fig. 3 shows the processing components of the logic analyzer multiplexor 114. The high speed clock generator 126 provides the multiplexing clock signal that defines the time period between multiplexed logic values. This clock signal is typically at least four times faster than the user clock signal 122 and can be as fast as an order of magnitude faster. In many emulation systems, this high speed clock generator will need to be added to support the logic analysis multiplexor 114. In some cases, however, the emulation system already has a clock signal having the appropriate speed. For example,

U.S. Patent Serial No: 08/513,605, filed on August 10, 1995, entitled "Transition Analysis and Circuit Resynthesis Method and Device for Digital Circuit Modeling", of which the present inventor was a joint inventor, U.S. Patent Serial No: 08/344,723, filed on November 23, 1994, entitled "Pipe-Lined Static Router and Scheduler for

5 Configurable Logic System Performing Simultaneous Communications and Computation", and U.S. Patent Serial No. 08/042,151 entitled "Virtual Wires for Reconfigurable Logic Systems" all disclose emulation systems that have a higher speed clock on board that allows the emulation system to operate at a clock rate in excess of the user's clock. The teachings of these applications are incorporated herein by this

10 reference in their entirety. In the context of these systems, the local emulation system or virtual clock can be used as the multiplexing clock in the present invention.

Control circuitry 128 operates in response to the high speed clock signal and the user or emulation clock signal 122. The control circuitry 128 may pass the high speed clock through as the strobe signal 120 on a strobe logic analysis channel 130 of the logic

15 analyzer or may generate the strobe signal based in part on the incoming user clock signal. The control circuitry 128 also implements a finite state machine 132 that controls parallel multiplexing circuits 134a-134d. Under the control of this finite state machine 132, each multiplexing circuit 134a-134d selectively samples the logic signals from the portion of the emulation system that is configured to emulate the user design

20 110. The corresponding logic values 116 are then multiplexed on the data logic analysis channels 136 of the logic analyzer 6 as dictated by the finite state machine 132.

The finite state machines 132 of the control circuitry 128 are properly constructed at the time of compilation to control the sampling of the multiplexing circuits 134a-134d of the desired logic signals and then the transmission of the

25 corresponding logic values to the logic analyzer 6. Engineered into the finite state machine 132 is the implicit knowledge of when particular logic signals are valid. Since some logic signals may be the result of complex processing, they may not be ready for

sampling early in the emulation clock cycle. The finite state machine is generated by the host workstation 2 in view of this situation to ensure the validity of the logic signal prior to sampling.

A tag encoder 138 is also provided and operates in response to the high speed clock signal and user clock signal 122. This encoder connects to the tag logic analysis channels 140 of the logic analyzer 6 and generates the tag signals to identify the source, origin, and significance of the logic values that are being simultaneously transmitted to the logic analyzer 6 or perform some or all of the trigger signal processing as described earlier. In order to provide trigger processing, the tag encoder may have access to data signals entering the multiplexors 134a-134d.

Fig. 4 is a timing diagram illustrating the temporal organization of the multiplexed logic values transmitted to the logic analyzer channels. As shown, the two relevant timing signals, the user or emulation clock 122 and the high speed clock signal 126, define the timing of the logic values. In more detail, the logic values are divided into frames n , $n+1$, which are determined by the user clock 122. The emulation system operates in response to the user clock and completes the necessary logic calculations within cycles of the user clock in order to properly interact with the user system. Every frame of the logic values defines the relevant logic values for some cycle of the user clock.

Groups or words 1-4 of logic values are transmitted in parallel from the multiplexing portion to the logic analyzer in parallel along the logic analyzer's logic analysis channels 136 in response to every cycle of the high speed clock signal or strobe 126. A specific logic value is transmitted on every one of the data channels in response to this signal. The tag signals 118 are also provided to the tag logic analysis channels 140 for every cycle of the strobe signal. As a result, where conventional logic analyzers would be strobed by the user clock signal, the present invention selects a faster high

speed clock signal to control the sampling of the logic analyzer. Thus, a broader spectrum of logic values for every cycle of the user clock can be transmitted to the logic analyzer, effectively increasing the number of sampling channels.

Fig. 5 illustrates the demultiplexing of the logic values that occurs either at the logic analyzer 6 or at a host workstation 2 to which the logic analyzer is connected. Each frame $n, n+1, \dots$ of the logic values is decomposed and reconstructed into the logic values that were sampled for the corresponding cycle of the user clock. Facilitating this decomposition are the tag signals 118 that allow the identification of specific parallel words of the logic values. With proper decomposition, every user clock signal can be aligned with a different set of logic values.

The process of decomposition is illustrated in the flow chart of Fig. 6. The data is reviewed step 205 until the beginning of a frame is identified step 210. This can be accomplished by reference to the tag information 118 and/or the trigger condition of the logic analyzer 6. Each word is then successively read step 215 and combined step 220 with earlier words from the frame, and the tag information is removed. This process of combining the information from the word is repeated until the end of the frame is detected step 230. The entire process is then repeated for the next frame. After decomposition, the data in the host workstation 2 is in a format useful to the logic designer. The multiplexed format, necessary only to get the logic values off the emulator system 5, has been removed. Also the tag signals required to identify the logic values in the multiplexed format or for triggering are deleted as they are extraneous to the emulation of the user digital logic design itself.

While this invention has been particularly shown and described with references to preferred embodiments thereof, it will be understood by those skilled in the art that various changes in form and details may be made therein without departing from the spirit and scope of the invention as defined by the appended claims.